

# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo

## SST30VR041



Advance Information

### FEATURES:

- **Organized as 512K x8 ROM + 128K x8 SRAM**
- **ROM/RAM combo on a monolithic chip**
- **Equivalent ComboMemory (Flash + SRAM): SST31LF041A for code development and pre-production**
- **Wide Operating Voltage Range: 2.7-3.3V**
- **Chip Access Time**
  - 2.7V Operation: 70 ns and 150 ns (Max.)
- **Low Power Dissipation:**
  - Standby  
3.0V Operation: 1.0 $\mu$ W (Typical)
  - Operating  
3.0V Operation: 3.0 mW (Typical)
- **Fully Static Operation**
  - No clock or refresh required
- **Three state Outputs**
- **Packages Available**
  - 32-Pin TSOP (8mm x 14mm)

### PRODUCT DESCRIPTION


The SST30VR041 is a ROM/RAM combo chip consisting of 4 Mbit Read Only Memory organized as 512 KBytes and a 1 Mbit Static Random Access Memory organized as 128 KBytes. Output Enable Input (OE#) is pin-shared with RAMCS# (RAM Enable Input) signal in order to maintain the standard 32 pin TSOP package.

The device is fabricated using SST's advanced CMOS low power processing technology.

The SST30VR041 has an output enable input for precise control of the data outputs. It also has two separate chip enable inputs for selection of either ROM or RAM and for minimizing current drain during power-down mode.

The SST30VR041 is particularly well suited for use with low voltage supplies (2.7-3.3V) such as pagers, organizers and other handheld applications.

### FUNCTIONAL BLOCK DIAGRAM OF SST30VR041 ROM/RAM COMBO




Note: A<sub>MS</sub> = Most Significant Address

381 ILL B1.2



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo SST30VR041

Advance Information



**FIGURE 1: PIN ASSIGNMENTS**

**TABLE 1: PIN DESCRIPTION**

Symbol	Pin Name
A <sub>MS</sub> -A <sub>0</sub>	Address Inputs, A <sub>MS</sub> = A <sub>18</sub> for ROM, A <sub>16</sub> for RAM
WE#	Write Enable Input
OE#/RAMCS#	Output Enable/RAM Enable Input
ROMCS#	ROM Enable Input
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Inputs/Outputs
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground

381 PGM T1.1

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Voltage on Any Pin Relative to V <sub>SS</sub> .....	-0.5V to V <sub>DD</sub> + 0.5V
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub> .....	-0.5 to 4.0V
Power Dissipation .....	1.0W
Storage Temperature .....	-65°C to +150°C
Operating Temperature .....	-40°C to +85°C
Soldering Temperature (10 Seconds Lead Only) .....	260°C

**OPERATING RANGE**

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0 °C to +70 °C	2.7-3.3V
Extended	-20 °C to +70 °C	2.7-3.3V
Industrial	-40 °C to +85 °C	2.7-3.3V

**AC CONDITIONS OF TEST**

Input Pulse Level .....	0-V <sub>DD</sub>
Input & Output Timing Reference Levels .....	V <sub>DD</sub> /2
Input Rise/Fall Time .....	5 ns
Output Load .....	C <sub>L</sub> = 100 pF



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo SST30VR041

## Advance Information

**TABLE 2: RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
V <sub>DD</sub>	Supply Voltage	2.7	3.3	V
V <sub>SS</sub>	Ground	0	0	V
V <sub>IH</sub>	Input High Voltage	2.4	V <sub>DD</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.3	0.3	V

381 PGM T2.0

**TABLE 3: DC OPERATING CHARACTERISTICS**

Symbol	Parameter	V <sub>DD</sub> = 3.0±0.3V			Test Conditions
		Min	Max	Units	
I <sub>LI</sub>	Input Leakage Current	-1	1	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>
I <sub>LO</sub>	Output Leakage Current	-1	1	μA	ROMCS# = RAMCS# = V <sub>IH</sub> or OE# = V <sub>IH</sub> or WE# = V <sub>IL</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>DD</sub>
I <sub>DD1</sub>	ROM Operating Supply Current		4.0+1.1(f)	mA	ROMCS# = V <sub>IL</sub> , RAMCS# = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>I/O</sub> = Opens
I <sub>DD2</sub>	RAM Operating Supply Current		2.5+1(f)	mA	ROMCS# = V <sub>IH</sub> , RAMCS# = V <sub>IL</sub> , I <sub>I/O</sub> = Opens
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		10	μA	ROMCS# ≥ V <sub>DD</sub> -0.2V, RAMCS# ≥ V <sub>DD</sub> -0.2V V <sub>IN</sub> ≥ V <sub>DD</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 1.0 mA
V <sub>OH</sub>	Output High Voltage	2.2		V	I <sub>OH</sub> = -0.5 mA


Note: f = frequency of operation (MHz) = 1/cycle time

381 PGM T3.2

**TABLE 4: CAPACITANCE (Ta = 25 °C, f=1 Mhz)**

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub>	I/O Capacitance	V <sub>I/O</sub> = 0V	8 pF
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6 pF

381 PGM T4.0



381 ILL F07.0

**FIGURE 2: AC INPUT/OUTPUT REFERENCE WAVEFORMS**




FIGURE 3: A TEST LOAD EXAMPLE


**AC CHARACTERISTICS**

**I. ROM Operation**

**TABLE 5: READ CYCLE TIMING PARAMETERS  $V_{DD} = 3.0 V \pm 0.3$**

Symbol	Parameter	SST30VR041-70		SST30VR041-150		Unit
		Min	Max	Min	Max	
$T_{RC}$	Read Cycle Time	70		150		ns
$T_{AA}$	Address Access Time		70		150	ns
$T_{CO}$	Chip Select to Output		70		150	ns
$T_{OE}$	Output Enable to Valid Output		35		70	ns
$T_{LZ}$	Chip Select to Low-Z Output	0		0		ns
$T_{OLZ}$	Output Enable to Low-Z Output	0		0		ns
$T_{HZ}$	Chip Disable to High-Z Output		25		30	ns
$T_{OHZ}$	Output Disable to High-Z Output		25		30	ns
$T_{OH}$	Output Hold from Address Change	10		15		ns

381 PGM T5.1




381 ILL F02.0

**FIGURE 4: ROM READ CYCLE TIMING DIAGRAM (ADDRESS CONTROLLED) (ROMCS# = OE# = V<sub>IL</sub>)**



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo SST30VR041

Advance Information



381 ILL F03.0

- Notes: 1.  $T_{HZ}$  and  $T_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .  
2. At any given temperature and voltage condition  $T_{HZ}(\max)$  is less than  $T_{LZ}(\min)$  both for a given device and from device to device.

**FIGURE 5: ROM READ CYCLE TIMING DIAGRAM (ROMCS# & OE# CONTROLLED)**

## II. SRAM Operation (ROMCS# = $V_{IH}$ )

**TABLE 6: READ CYCLE TIMING PARAMETERS  $V_{DD}=3.0\text{ V} \pm 0.3$**


Symbol	Parameter	SST30VR041-70		SST30VR041-150		Unit
		Min	Max	Min	Max	
$T_{RC}$	Read Cycle Time	70		150		ns
$T_{AA}$	Address Access Time		70		150	ns
$T_{CO}$	Chip Select to Output		70		150	ns
$T_{LZ}$	Chip Select to Low-Z Output	0		0		ns
$T_{HZ}$	Chip Disable to High-Z Output		25		30	ns
$T_{OH}$	Output Hold from Address Change	10		15		ns

381 PGM T6.1


**TABLE 7: WRITE CYCLE TIMING PARAMETERS  $V_{DD}=3.0\text{ V} \pm 0.3$**

Symbol	Parameter	SST30VR041-70		SST30VR041-150		Unit
		Min	Max	Min	Max	
$T_{WC}$	Write Cycle Time	70		150		ns
$T_{CW}$	Chip Select to End-of-Write	60		120		ns
$T_{AW}$	Address Valid to End-of-Write	60		120		ns
$T_{AS}$	Address Set-up Time	0		0		ns
$T_{WP}$	Write Pulse Width	60		120		ns
$T_{WR}$	Write Recovery Time	0		0		ns
$T_{WHZ}$	Write to Output High-Z		30		60	ns
$T_{DW}$	Data to Write Time Overlap	30		60		ns
$T_{DH}$	Data Hold from Write Time	0		0		ns
$T_{OW}$	End Write to Output Low-Z	0		10		ns

381 PGM T7.1



**FIGURE 6: SRAM READ CYCLE TIMING DIAGRAM (ADDRESS CONTROLLED) ( $OE\#/RAMCS\# = V_{IL}$ ,  $WE\# = V_{IH}$ )**




- Notes:
1.  $T_{HZ}$  and  $T_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
  2. At any given temperature and voltage condition  $T_{HZ}(\max)$  is less than  $T_{LZ}(\min)$  both for a given device and from device to device.
  3.  $WE\#$  is high for Read cycle.

**FIGURE 7: SRAM READ CYCLE TIMING DIAGRAM ( $OE\#/RAMCS\#$  CONTROLLED)**



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo SST30VR041

Advance Information



381 ILL F06.0

- Notes:
1. A write occurs during the overlap ( $T_{WP}$ ) of a low RAMCS# and low WE#. A write begins at the latest transition among RAMCS# going low and WE# going low. A write ends at the earliest transition among RAMCS# going high and WE# going high.  $T_{WP}$  is measured from the beginning of write to the end of write.
  2.  $T_{CW}$  is measured from the later of RAMCS# going low to the end of write.
  3.  $T_{AS}$  is measured from the address valid to the beginning of write.
  4.  $T_{WR}$  is measured from the end of write to the address change.
  5. If RAMCS#, WE# are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
  6. If RAMCS# goes low simultaneously with WE# going low or after WE# going low, the outputs remain high impedance state.
  7.  $D_{OUT}$  is the same phase of the latest written data in this write cycle.
  8.  $D_{OUT}$  is the read data of new address
  9.  $ROMCS\# = V_{IH}$

FIGURE 8: SRAM WRITE CYCLE TIMING DIAGRAM



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo SST30VR041

Advance Information

**TABLE 8: FUNCTIONAL DESCRIPTION/TRUTH TABLE**

Address Inputs	ROMCS#	OE#/RAMCS# (PIN 32)	WE#	DQ7-DQ0	
X	H	H	X	Z	Standby
A18-A0	L	OE# (H)	X	Z	Output Floating
A18-A0	L	OE# (L)	X	Dout	ROM Read
Only A16-A0 are valid *	H	RAMCS# (L)	H	Dout	RAM Read
Only A16-A0 are valid *	H	RAMCS# (L)	L	Din	RAM Write

\* A18-A17 must be fixed to "L" or "H"

381 PGM T9.1


Note: (1) OE# & RAMCS# are pin-shared  
(2) X means Don't Care.



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo

## SST30VR041

Advance Information



### SST30VR041 Valid combinations

SST30VR041-70-C-WH	SST30VR041-70-C-U1
SST30VR041-150-C-WH	SST30VR041-150-C-U1
SST30VR041-70-E-WH	
SST30VR041-150-E-WH	
SST30VR041-70-I-WH	
SST30VR041-150-I-WH	


**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



# 4 Megabit ROM + 1 Megabit SRAM ROM/RAM Combo SST30VR041

Advance Information

## PACKAGING DIAGRAMS



**32-PIN THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM**

**SST PACKAGE CODE: WH**