

2 Megabit Flash + 1 Megabit SRAM ComboMemory

SST31LF021E



Advance Information

FEATURES:

- **Organized as 256K x8 Flash + 128K x8 SRAM**
- **Single 3.0-3.6V Read and Write Operations**
- **Concurrent Operation**
 - Read from or Write to SRAM while Erase/Program Flash
- **Superior Reliability**
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- **Low Power Consumption:**
 - Active Current: 10 mA (typical) for Flash and 20 mA (typical) for SRAM Read
 - Standby Current: 10 μ A (typical)
- **Flash Sector-Erase Capability**
 - Uniform 4 KByte sectors
- **Fast Read Access Times:**
 - Flash: 300 ns
 - SRAM: 300 ns
- **Latched Address and Data for Flash**
- **Flash Fast Erase and Byte-Program:**
 - Sector-Erase Time: 18 ms (typical)
 - Bank-Erase Time: 70 ms (typical)
 - Byte-Program Time: 14 μ s (typical)
 - Bank Rewrite Time: 4 seconds (typical)
- **Flash Automatic Erase and Program Timing**
 - Internal V_{PP} Generation
- **Flash End-of-Write Detection**
 - Toggle Bit
 - Data# Polling
- **CMOS I/O Compatibility**
- **JEDEC Standard Command Set**
- **Packages Available**
 - 32-Pin TSOP (8mm x 13.4mm)

PRODUCT DESCRIPTION

The SST31LF021E device is a 256K x8 CMOS flash memory bank combined with a 128K x8 CMOS SRAM memory bank manufactured with SST's proprietary, high performance SuperFlash technology. Two pinout standards are available for this device. The SST31LF021E conforms to standard EPROM pinouts. The SST31LF021E device writes (SRAM or flash) with a 3.0-3.6V power supply. The monolithic SST31LF021E device conforms to Software Data Protect (SDP) commands for x8 EEPROMs.

Featuring high performance Byte-Program, the flash memory bank provides a maximum Byte-Program time of 20 μ sec. The entire flash memory bank can be erased and programmed byte-by-byte in typically 4 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST31LF021E device has on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST31LF021E device is offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST31LF021E operates as two independent memory banks with respective bank enable signals. The SRAM and Flash memory banks are superimposed in the same memory address space. Both memory banks share common address lines, data lines, WE# and OE#. The memory bank selection is done by memory bank

enable signals. The SRAM bank enable signal, BES# selects the SRAM bank and the flash memory bank enable signal, BEF# selects the flash memory bank. The WE# signal has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The SDP command sequence protects the data stored in the flash memory bank from accidental alteration.

The SST31LF021E provides the added functionality of being able to simultaneously read from or write to the SRAM bank while erasing or programming in the flash memory bank. The SRAM memory bank can be read or written while the flash memory bank performs Sector-Erase, Bank-Erase, or Byte-Program concurrently. All flash memory Erase and Program operations will automatically latch the input address and data signals and complete the operation in background without further input stimulus requirement. Once the internally controlled Erase or Program cycle in the flash bank has commenced, the SRAM bank can be accessed for Read or Write.

The SST31LF021E device is suited for applications that use both nonvolatile flash memory and volatile SRAM memory to store code or data. For all system applications, the SST31LF021E device significantly improves performance and reliability, while lowering power consumption, when compared with multiple chip solutions. The SST31LF021E inherently uses less energy during Erase and Program than alternative flash technologies.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

When programming a flash device, the total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter Erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. The monolithic ComboMemory eliminates redundant functions when using two separate memories of similar architecture; therefore, reducing the total power consumption.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

The SST31LF021E device also improves flexibility by using a single package and a common set of signals to perform functions previously requiring two separate devices. To meet high density, surface mount requirements, the SST31LF021E device is offered in 32-pin TSOP packages. See Figure 1 for the pinouts.

Device Operation

The ComboMemory uses BES# and BEF# to control operation of either the SRAM or the flash memory bank. Bus contention is eliminated as the monolithic device will not recognize both bank enables as being simultaneously active. If both bank enables are asserted (i.e., BEF# and BES# are both low), the BEF# will dominate while the BES# is ignored and the appropriate operation will be executed in the flash memory bank. SST does not recommend that both bank enables be simultaneously asserted. All other address, data, and control lines are shared; which minimizes power consumption and area. The device goes into standby when both bank enables are raised to V_{IHC} .

SRAM Operation

With BES# low and BEF# high, the SST31LF021E operate as a 128K x8 CMOS SRAM, with fully static operation requiring no external clocks or timing strobes. The SRAM is mapped into the first 128 KByte address space of the device. Read and Write cycle times are equal.

SRAM Read

The SRAM Read operation of the SST31LF021E is controlled by OE# and BES#, both have to be low with WE# high, for the system to obtain data from the outputs. BES# is used for SRAM bank selection. When BES# and BEF# are high, both memory banks are deselected. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 2, for further details.

SRAM Write

The SRAM Write operation of the SST31LF021E is controlled by WE# and BES#, both have to be low for the system to write to the SRAM. BES# is used for SRAM bank selection. During the Byte-Write operation, the addresses and data are referenced to the rising edge of either BES# or WE#, whichever occurs first. The Write time is measured from the last falling edge to the first rising edge of BES# and WE#. Refer to the Write cycle timing diagram, Figure 3, for further details.

Flash Operation

With BEF# active, the SST31LF021E operates as a 256K x8 flash memory. The flash memory bank is read using the common address lines, data lines, WE# and OE#. Erase and Program operations are initiated with the JEDEC standard SDP command sequences. Address and data are latched during the SDP commands and internally timed Erase and Program operations.

Flash Read

The Read operation of the SST31LF021E device is controlled by BEF# and OE#, both have to be low, with WE# high, for the system to obtain data from the outputs. BEF# is used for flash memory bank selection. When BEF# and BES# are high, both banks are deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram (Figure 4) for further details.

Flash Erase/Program Operation

SDP commands are used to initiate the flash memory bank Program and Erase operations of the SST31LF021E. SDP commands are loaded to the flash memory bank using standard microprocessor write sequences. A command is loaded by asserting WE# low while keeping BEF# low and OE# high. The address is latched on the falling edge of WE# or BEF#, whichever occurs last. The data is latched on the rising edge of WE# or BEF#, whichever occurs first.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

Flash Byte-Program Operation

The flash memory bank of the SST31LF021E device is programmed on a byte-by-byte basis. The Program operation consists of three steps. The first step is the three-byte-load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 μ s. See Figures 5 and 6 for WE# and BEF# controlled Program operation timing diagrams and Figure 16 for flowcharts. During the Program operation, the only valid Flash Read operations are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any SDP commands loaded during the internal Program operation will be ignored.

Flash Sector-Erase Operation

The Sector-Erase operation allows the system to erase the flash memory bank on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KBytes. The Sector-Erase operation is initiated by executing a six-byte-command load sequence for Software Data Protection with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The address lines A17-A12 will be used to determine the sector address. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 9 for timing waveforms. Any SDP commands loaded during the Sector-Erase operation will be ignored.

Flash Bank-Erase Operation

The SST31LF021E flash memory bank provides a Bank-Erase operation, which allows the user to erase the entire flash memory bank array to the "1's" state. This is useful when the entire bank must be quickly erased. The Bank-Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Bank-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or BEF# pulse, whichever occurs first. During the internal Erase operation, the only valid Flash Read operations are Toggle Bit and Data# Polling. See Table 4 for the command sequence,

Figure 10 for timing diagram, and Figure 19 for the flowchart. Any SDP commands loaded during the Bank-Erase operation will be ignored.

Flash Write Operation Status Detection

The SST31LF021E flash memory bank provides two software means to detect the completion of a flash memory bank Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation. The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit Read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Flash Data# Polling (DQ7)

When the SST31LF021E flash memory bank is in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. The flash memory bank is then ready for the next operation. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector or Bank-Erase, the Data# Polling is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 17 for a flowchart.

Flash Toggle Bit (DQ6)

During the internal Program or Erase operation, any consecutive attempts to read DQ6 will produce alternating 0's and 1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The flash memory bank is then ready for the next operation. The Toggle Bit is valid after the rising edge of the fourth WE# (or BE#) pulse for Program operation. For Sector or Bank-Erase, the Toggle Bit is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 8 for Toggle Bit timing diagram and Figure 17 for a flowchart.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

Flash Memory Data Protection

The SST31LF021E flash memory bank provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Flash Hardware Data Protection

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, BEF# high, or WE# high will inhibit the Flash Write operation. This prevents inadvertent writes during power-up or power-down.

Flash Software Data Protection (SDP)

The SST31LF021E provides the JEDEC approved Software Data Protection scheme for all flash memory bank data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence. The SST31LF021E device is shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid SDP commands will abort the device to the Read mode, within TRC.

Concurrent Read and Write Operations

The SST31LF021E provides the unique benefit of being able to read from or write to SRAM, while simultaneously erasing or programming the Flash. The device will ignore all SDP commands when an Erase or Program operation is in progress. This allows data alteration code to be executed from SRAM, while altering the data in Flash. The following table lists all valid states. SST does not recommend that both bank enables, BEF# and BES#, be simultaneously asserted.

CONCURRENT READ/WRITE STATE TABLE

Flash	SRAM
Program/Erase	Read
Program/Erase	Write

Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.

Product Identification

The product identification mode identifies the device as the SST31LF021E and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware device ID Read operation is typically used by a programmer to identify the correct algorithm for the SST31LF021E flash memory bank. Users may wish to use the software product identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 11 for the software ID entry and read timing diagram and Figure 18 for the ID entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION TABLE

	Address	Data
Manufacturer's Code	0000H	BF H
SST31LF021E Device Code	0001H	19 H

371 PGM T1.0

Product Identification Mode Exit/Reset

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software-reset command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 18 for a flowchart.

Design Considerations

SST recommends a high frequency 0.1 μF ceramic capacitor to be placed as close as possible between V_{DD} and V_{SS}, e.g., less than 1 cm away from the V_{DD} pin of the device. Additionally, a low frequency 4.7 μF electrolytic capacitor from V_{DD} to V_{SS} should be placed within 1 cm of the V_{DD} pin.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information





FIGURE 1: PIN ASSIGNMENTS FOR 32-PIN TSOP (8mm x 13.4mm)



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A _{MS} -A ₀	Address Inputs	To provide memory addresses. During Flash Sector-Erase A ₁₇ -A ₁₂ address lines will select the sector. A ₁₇ -A ₀ to provide flash address, A ₁₆ -A ₀ to provide SRAM addresses.
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Flash Erase/Program cycle. The outputs are in tri-state when OE# or BES# and BEF# are high.
BES#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES# is low.
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V _{DD}	Power Supply	To provide 3.0-3.6V supply
V _{SS}	Ground	

Note: A_{MS} = Most Significant Address

371 PGM T2.1

TABLE 3: OPERATION MODES SELECTION

Mode	BES#	BEF#	OE#	WE#	A ₉	DQ	Address
Flash Read	X	V _{IL}	V _{IL}	V _{IH}	A _{IN}	D _{OUT}	A _{IN}
Flash Program	X	V _{IL}	V _{IH}	V _{IL}	A _{IN}	D _{IN}	A _{IN}
Flash Erase	X	V _{IL}	V _{IH}	V _{IL}	X	X	Sector address, XXh for Bank-Erase
SRAM Read	V _{IL}	V _{IH}	V _{IL}	V _{IH}	A _{IN}	D _{OUT}	A _{IN}
SRAM Write	V _{IL}	V _{IH}	X	V _{IL}	A _{IN}	D _{IN}	A _{IN}
Standby	V _{IHC}	V _{IHC}	X	X	X	High Z	X
Flash Write Inhibit	X	X	V _{IL}	X	X	High Z/D _{OUT}	X
	X	X	X	V _{IH}	X	High Z/D _{OUT}	X
	X	V _{IH}	X	X	X	High Z/D _{OUT}	X
Product Identification Hardware Mode	X	V _{IL}	V _{IL}	V _{IH}	V _H	Manufacturer Code (BF)	A ₁₇ - A ₁ = V _{IL} , A ₀ = V _{IL}
Software Mode	X	V _{IL}	V _{IL}	V _{IH}	A _{IN}	Device Code ⁽¹⁾ ID Code	A ₁₇ - A ₁ = V _{IL} , A ₀ = V _{IH} See Table 4

Note (1) Device code = 19H for SST31LF021E

371 PGM T3.0

TABLE 4: SOFTWARE COMMAND SEQUENCE FOR FLASH MEMORY BANK

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr ⁽²⁾	Data	Addr ⁽²⁾	Data	Addr ⁽²⁾	Data	Addr ⁽²⁾	Data	Addr ⁽²⁾	Data	Addr ⁽²⁾	Data
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ⁽⁴⁾	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _x ⁽³⁾	30H
Bank-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^(5,6)	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

Notes:

371 PGM T4.0

- (2) Address format A₁₄-A₀ (Hex), Addresses A₁₅, A₁₆ and A₁₇ are a "Don't Care" for the Command sequence.
- (3) SA_x for Sector-Erase; uses A₁₇-A₁₂ address lines
- (4) BA = Program Byte address
- (5) With A₁₇-A₁ = 0; SST Manufacturer Code = BFH, is read with A₀ = 0, 31LF021E Device Code = 19H, is read with A₀ = 1.
- (6) The device does not remain in Software Product ID Mode if powered down.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	-0.5V to V _{DD} + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	-1.0V to V _{DD} + 1.0V
Voltage on A ₉ Pin to Ground Potential	-0.5V to 13.2V
Package Power Dissipation Capability (T _a = 25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ⁽¹⁾	50 mA

Note: ⁽¹⁾ Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE

Range	Ambient Temp	V _{DD}
Commercial	0 °C to +70 °C	3.0-3.6V
Industrial	-40 °C to +85 °C	3.0-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	C _L = 30 pF
See Figures 14 and 15	

TABLE 5: DC OPERATING CHARACTERISTICS V_{DD} = 3.0-3.6V

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I _{DD}	Power Supply Current				V _{DD} = V _{DD} Max, all DQs open, Address input = V _{IL} /V _{IH} , at f=1/T _{RC} Min. OE# = V _{IL} , WE# = V _{IH} BEF# = V _{IL} , BES# = V _{IH} BEF# = V _{IH} , BES# = V _{IL} BEF# = V _{IH} , BES# = V _{IL}
	Read				
	Flash		12	mA	
	SRAM		40	mA	
	Concurrent Operation		55	mA	
	Write				OE# = V _{IH} , WE# = V _{IL} BEF# = V _{IL} , BES# = V _{IH} BEF# = V _{IH} , BES# = V _{IL}
	Flash (Program)		15	mA	
	SRAM		40	mA	
I _{SB} ⁽¹⁾	Standby V _{DD} Current		30	µA	V _{DD} = V _{DD} Max. BEF# = BES# = V _{IHC}
I _{LI}	Input Leakage Current		1	µA	V _{IN} =GND to V _{DD} , V _{DD} = V _{DD} Max.
I _{LO}	Output Leakage Current		1	µA	V _{OUT} =GND to V _{DD} , V _{DD} = V _{DD} Max.
V _{IL}	Input Low Voltage		0.4	V	V _{DD} = V _{DD} Min.
V _{IH}	Input High Voltage	0.7V _{DD}		V	V _{DD} = V _{DD} Max.
V _{IHC}	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} = V _{DD} Max.
V _{OL}	Output Low Voltage		0.4	V	I _{OL} = 1 mA, V _{DD} = V _{DD} Min.
V _{OH}	Output High Voltage	V _{DD} -0.2		V	I _{OH} = -0.5 mA, V _{DD} = V _{DD} Min.
V _H	Supervoltage for A ₉ pin	11.4	12.6	V	BEF# = OE# =V _{IL} , WE# = V _{IH}
I _H	Supervoltage Current for A ₉ pin		200	µA	BEF# = OE# = V _{IL} , WE# = V _{IH} , A ₉ = V _H Max.

Note:

371 PGMT5.1

(1) Specification applies to commercial temperature devices only. This parameter may be higher for Industrial devices.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} ⁽¹⁾	Power-up to Read Operation	100	μs
T _{PU-WRITE} ⁽¹⁾	Power-up to Write Operation	100	μs

371 PGM T6.0

TABLE 7: CAPACITANCE (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	V _{I/O} = 0V	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	6 pF

371 PGM T7.0

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ⁽¹⁾	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ⁽¹⁾	Data Retention	100	Years	JEDEC Standard A103
V _{ZAP_HBM} ⁽¹⁾	ESD Susceptibility Human Body Model	1000	Volts	JEDEC Standard A114
V _{ZAP_MM} ⁽¹⁾	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I _{LTH} ⁽¹⁾	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

371 PGM T8.0

Note: ⁽¹⁾This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: SRAM MEMORY BANK READ CYCLE TIMING PARAMETERS V_{DD} = 3.0-3.6V

Symbol	Parameter	Min	Max	Unit
T _{RCS}	Read Cycle Time	300		ns
T _{AAS}	Address Access Time		300	ns
T _{BES}	Bank Enable Access Time		300	ns
T _{BLZS} ⁽¹⁾	BES# to Active Output	15		ns
T _{BHZS} ⁽¹⁾	BES# to High-Z Output		30	ns
T _{OHZS} ⁽¹⁾	Output Disable to High-Z Output		30	ns
T _{OHS}	Output Hold from Address Change	10		ns

371 PGM T9.1

Note: ⁽¹⁾ This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

TABLE 10: SRAM MEMORY BANK WRITE CYCLE TIMING PARAMETERS $V_{DD} = 3.0-3.6V$

Symbol	Parameter	Min	Max	Unit
T_{WCS}	Write Cycle Time	300		ns
T_{BWS}	Bank Enable to End-of-Write	230		ns
T_{AWS}	Address Valid to End-of-Write	230		ns
T_{ASTS}	Address Set-up Time	0		ns
T_{WPS}	Write Pulse Width	200		ns
T_{WRS}	Write recovery Time	0		ns
T_{DSS}	Data Set-up Time	150		ns
T_{DHS}	Data Hold from Write Time	0		ns

371PGMT10.1

AC CHARACTERISTICS

TABLE 11: FLASH READ CYCLE TIMING PARAMETERS $V_{DD} = 3.0-3.6V$

Symbol	Parameter	Min	Max	Units
T_{RC}	Read Cycle Time	300		ns
T_{BE}	Bank Enable Access Time		300	ns
T_{AA}	Address Access Time		300	ns
T_{OE}	Output Enable Access Time		150	ns
$T_{BLZ}^{(1)}$	BEF# Low to Active Output	0		ns
$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		ns
$T_{BHZ}^{(1)}$	BEF# High to High-Z Output		60	ns
$T_{OHZ}^{(1)}$	OE# High to High-Z Output		60	ns
$T_{OH}^{(1)}$	Output Hold from Address Change	0		ns

Note: (1) This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

371PGMT11.1

TABLE 12: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS $V_{DD} = 3.0-3.6V$


Symbol	Parameter	Min	Max	Units
T_{BP}	Byte-Program Time		20	μs
T_{AS}	Address Setup Time	0		ns
T_{AH}	Address Hold Time	50		ns
T_{BS}	WE# and BEF# Setup Time	0		ns
T_{BH}	WE# and BEF# Hold Time	0		ns
T_{OES}	OE# High Setup Time	0		ns
T_{OEH}	OE# High Hold Time	10		ns
T_{BPP}	BEF# Pulse Width	100		ns
T_{WPP}	WE# Pulse Width	100		ns
T_{WPH}	WE# Pulse Width High	50		ns
T_{BPH}	BEF# Pulse Width High	50		ns
T_{DS}	Data Setup Time	50		ns
T_{DH}	Data Hold Time	0		ns
T_{IDA}	Software ID Access and Exit Time		150	ns
T_{SE}	Sector-Erase		25	ms
T_{SBE}	Bank-Erase		100	ms
T_{BS}	Bank Enable Setup Time for Concurrent Operation	0		ns

371PGMT12.1




2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information



371 ILL F02.0

FIGURE 2: SRAM READ CYCLE TIMING DIAGRAM




371 ILL F03.0

FIGURE 3: SRAM WRITE CYCLE TIMING DIAGRAM




2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information



371 ILL F18.0

FIGURE 4: FLASH READ CYCLE TIMING DIAGRAM




371 ILL F04.0

FIGURE 5: FLASH WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information



371 ILL F05.0

FIGURE 6: FLASH BEF# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



371 ILL F06.0

FIGURE 7: FLASH DATA# POLLING TIMING DIAGRAM



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information





FIGURE 8: FLASH TOGGLE BIT TIMING DIAGRAM




Note: The device also supports BEF# controlled Sector-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See table 10)
SA_x = Sector Address

FIGURE 9: FLASH WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM




2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information



Note: The device also supports BEF# controlled Bank-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See table 10)

FIGURE 10: FLASH WE# CONTROLLED BANK-ERASE TIMING DIAGRAM




Device ID = 19 for SST31LF021E

FIGURE 11: FLASH SOFTWARE ID ENTRY AND READ




2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information



371 ILL F10.0

FIGURE 12: FLASH SOFTWARE ID EXIT AND RESET



Note: j = F or S
j1 = S or F


371 ILL F20.0

FIGURE 13: TIMING DIAGRAM FOR ALTERNATING BETWEEN FLASH/SRAM TO SRAM/FLASH



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information




371 ILL F11.1

AC test inputs are driven at V_{IHT} ($0.9 V_{DD}$) for a logic "1" and V_{ILT} ($0.1 V_{DD}$) for a logic "0".
Measurement reference points for inputs and outputs are at V_{IT} ($0.5V V_{DD}$)⁽¹⁾ and V_{LT} ($0.5V V_{DD}$)⁽¹⁾
Input rise and fall times (10% \leftrightarrow 90%) are <5 ns.

(1) Output test level per common SRAM test standards

Note: V_{IT} — V_{INPUT} Test
 V_{OT} — V_{OUTPUT} Test
 V_{IHT} — V_{INPUT} HIGH Test
 V_{ILT} — V_{INPUT} LOW Test

FIGURE 14: AC INPUT/OUTPUT REFERENCE WAVEFORMS



371 ILL F12.1

FIGURE 15: A TEST LOAD EXAMPLE



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information





FIGURE 16: BYTE-PROGRAM ALGORITHM



371 ILL F14.0

FIGURE 17: WAIT OPTIONS



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information




FIGURE 18: SOFTWARE PRODUCT COMMAND FLOWCHARTS





FIGURE 19: ERASE COMMAND SEQUENCE



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information



SST31LF021E Valid combinations

SST31LF021E-300-4C-KH

SST31LF021E-300-4I-KH


Example: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



2 Megabit Flash + 1 Megabit SRAM ComboMemory SST31LF021E

Advance Information

PACKAGING DIAGRAMS



32-PIN THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 13.4MM

SST PACKAGE CODE: KH